






Transmission Gate (T-gate)



$A=0$ T-gate is open
 $A=1$ - closed





Good conductance of
 both "0" and "1"




$A=1$ Switch closed
 $A=0$ Switch open

Transmission Gate – Transmission Quality



Bidirectionality and Charge Redistribution



1) $A = 1, B = 1, I = 5V$


$C_G = 5V, C_F = 5V$

$F = 1$




2) $A = 1, B = 0$

$C_G = 5V, C_F = 5V \checkmark$



3) $A = 0, B = 1, I = 0$

$C_G = 2.5 = C_F$



$$V_1 \cdot C_1 + V_2 \cdot C_2 = V_f (C_1 + C_2)$$



$$V_f = \frac{V_1 C_1 + V_2 C_2}{C_1 + C_2}$$

$V_1 = 0, V_2 = 5, C_1 = C_2$

$V_f = 2.5V$


5x2 Mux
Logic

Multiplexor



A, B are both strong signals

Practice Problem




Simple Memory: Charge Sharing



Reading Q
may discharge
 V_{α}


Pass Transistor Logic – Transmission Quality

Q1



Determine the SOURCE
and DRAIN nodes
for all transistors.
Just before
conduction stopped.


Q2



Determine the SOURCE
and DRAIN nodes
for all transistors.
Just before conduction
stopped.


Pass Transistor Logic – Transmission Quality

Q1




Assume $V_Q = V_R = 0$ initially.
What are the final values of V_Q and V_R .

Q2



Assume $V_Q = V_R = 0$ initially.
What are the final values of V_Q and V_R .


Multiplexor




4-in Mux

(I)


which of these
circuits is
correct?



(II)




(III)



Simple Memory: Charge Sharing

Qv. 3: Ck5-4



All Caps are 10 fF

Assume D is a strong node. Initially $V_P = V_Q = V_R = 0V$

Consider the following sequence:


1) Memory Write: $Clk = 1, A = 0, B = 0$

2) Memory Read: $Clk = 0, A = 1, B = 1$


Determine the final values of V_P, V_Q, V_R

Issues With T-Gate


- Transistors – doubled ✓
- Needs inverter. ✓
- Routing ✓
- Charge sharing ✓
- Lack of Noise Immunity ✓




Fully Complemented Static CMOS Inverter



A	F
0V	5V
5V	0V




Fully Complemented Static CMOS NAND



A	B	F
0	0	1 (V_{DD})
0	1	1
1	0	1
1	1	0

} $NAND(A, B)$



P_{UN} and P_{DN}
are
functional
complements
of each other.

Fully Complemented Static CMOS NOR

Practice